8-bit Multiplier Verilog Code Github -

reg [15:0] product; reg [7:0] multiplicand; reg [7:0] multiplier; reg [3:0] state;